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Abstract—For cascaded multilevel inverter topologies with
a single DC supply, closed loop capacitor voltage control is
necessary for proper operation. This paper presents zero and
reduced common mode voltage (CMV) operation of a hybrid
cascaded multilevel inverter with predictive capacitor voltage
control. Each phase of the inverter is realized by cascading two
3-level flying capacitor inverters with a half bridge module in
between. For the presented inverter topology, there are redundant
switching states for each inverter voltage levels. By using these
switching state redundancies, for every sampling instant, a cost
function is evaluated based on the predicted capacitor voltages for
each phase. The switching state which minimizes cost function is
treated as the best and is switched for that sampling instant. The
inverter operates with zero CMV for a modulation index upto
86%. For modulation indices from 86% to 96% the inverter can
operate with reduced CMV magnitude (Vdc/18) and reduced
CMV switching frequency using the new space-vector PWM
(SVPWM) presented herein. As a result, the linear modulation
range is increased to 96% as compared to 86% for zero CMV
operation. Simulation and experimental results are presented
for the inverter topology for various steady state and transient
operating conditions by running an induction motor drive with
open loop V/f control scheme.
Index Terms—Predictive Control, Induction motor drive,
PWM, Multilevel inverter, Common mode voltage, Floating
capacitor
I. INTRODUCTION
MULtilevel inverters result in reduced voltage harmonicdistortion and are ideal for low switching frequency
high performance medium voltage applications [1], [2]. Com-
monly used multilevel inverter topologies are Neutral Point
Clamped inverter (NPC) [3], Flying Capacitor inverter (FC)
[4]–[6], Cascaded H-Bride inverter (CHB) [7], [8], and hybrid
topologies [9], [10]. Hybrid cascaded inverter topologies [10],
[12], [13] result in more voltage levels with reduced number
of DC supplies and semiconductor devices compared to NPC,
FC and CHB.
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In recent years, model predictive control (MPC) has proved
to be a good choice for the control of power converter and
motor drive applications [3], [9], [14]. MPC predicts system
behaviour using a system model and current system state. For
multilevel inverters, which have a finite number of switching
states, a predictive controller can select the best state from
a number of possible states. A cost function is evaluated for
each of the finite states and the state which minimizes the cost
function is used for operation. When number of finite states of
the system increases, the computation process also increases
for predictive control. In [7], a high dynamic performance
predictive control algorithm with reduced computations is
presented for an asymmetric cascaded H-bridge inverter. In [8],
a predictive current controller for cascaded H-bridge inverter
with reduced computations is presented. FPGA based imple-
mentations of MPC algorithms for NPC and CHB inverter
topologies are presented in [15] and [16] respectively. In [17],
predictive control algorithm is used to minimize the circulating
current and balance the DC bus voltage of a modular multilevel
inverter topology.
Reduced or zero CMV operation is desirable for voltage
source inverter fed motor drives to avoid motor bearing failure
[18], [19]. By using a modified PWM switching technique
[20], for a two level inverter, the effect of CMV and common
mode current (motor bearing current) can be reduced. In
multilevel inverter fed motor drive applications, it is possible
to make the CMV zero. This is done by selecting voltage space
vectors with zero CMV for synthesizing the reference voltage
[10], [21], [22]. The disadvantage of zero CMV operation is
the reduction in linear modulation range compared to that of
normal inverter operation. In [11], a SVPWM technique is
presented to extend the linear modulation range of multilevel
inverters with reduced CMV switching.
In this paper, a cascaded multilevel inverter with a single
DC supply is operated with zero and reduced common-mode
voltage with a predictive capacitor voltage controller. Floating
capacitors are used for generating the multiple voltage levels.
A cost function is evaluated separately for each phase of the
inverter to reduce computation time. Also zero and reduced
CMV operation of the inverter with SVPWM technique is
analysed. A new space vector PWM technique is proposed
for the first time with a reduced CMV magnitude (Vdc/18)
and reduced CMV switching frequency (three times the fun-
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Fig. 1. Power circuit for the hybrid seven level inverter topology. VaO is
defined as inverter pole voltage (voltage between inverter pole ‘a’ and DC
bus mid point ‘O’), Vanis defined as motor phase voltage (voltage between
inverter pole ‘a’ and DC motor neutral ‘n’ ) and VnO is defined as common
mode voltage (voltage between motor neutral ‘n’ and DC bus mid point ‘O’).
damental frequency). Using this technique, 10% increase in the
linear modulation range is achieved compared to zero CMV
operation, resulting in improved DC bus utilization.
II. INVERTER TOPOLOGY
Fig. 1 shows the power circuit of a hybrid cascaded
multilevel inverter with a single DC supply. The topology
consists of five pairs of complementary switches with 32 (25)
switching states for each phase. The switches Sx1, Sx2, Sx3,
Sx4, Sx5 and Sx1
′
, Sx2
′
, Sx3
′
, Sx4
′
, Sx5
′
respectively (x
= a, b, c phases) are operated in a complementary manner
(Sx1 = 1 implies Sx1 is ON and Sx1
′
is OFF). The three
capacitors (Cx1, Cx2 and Cx3) per phase are maintained at
voltages Vdc/2, Vdc/3, and Vdc/6 respectively. Each phase
of the topology can be analysed as a cascaded combination
of three-level flying capacitor inverter with a modified five-
level flying capacitor inverter. This combination of three level
and five level inverters can generate eleven voltage levels
at ‘a’, ‘b’ and ‘c’ with respect to DC bus mid point ‘O’.
Seven out of these 11 levels can control capacitor voltages
over a switching cycle irrespective of the load power factor
and modulation index. This feature can be used for reducing
the capacitor size for a given power level. For each of these
seven levels, Table I shows the redundant switching states
and effect of these switching states on capacitor charge for
a given current direction for phase ‘a’. It can be noted that
for pole voltage levels −Vdc/2 and Vdc/2, all capacitors of
that phase are bypassed and hence the voltages are unaffected.
For pole voltage levels −Vdc/3, 0, and Vdc/3, there are four
redundant switching states, and for pole voltage levels −Vdc/6
and Vdc/6, there are five redundant switching states. For the
remaining four pole voltages (−5Vdc/6, −4Vdc/6, 4Vdc/6 and
5Vdc/6), the capacitor charging depends on both modulation
index and load power factor. This imposes operating limit for
the stable operation of inverter and requires special control
algorithms to maintain the capacitor voltage. So these pole
voltages are not used for the inverter operation presented in
this work.
In SVPWM with hysteresis band based capacitor volt-
age control schemes, the capacitor voltages are compared
to reference voltages in a hysteresis comparator. At each
TABLE I. INVERTER SWITCHING STATES AND EFFECT ON
CAPACITOR CHARGING
Pole
Volt-
age
(VaO)
Levels
Method of Pole
Voltage Generation
Capacitor
charging
status
Status
of
switches
ia+ve
V ca1 V ca2 V ca3
−Vdc/2 −Vdc/2 00XXX U U U
−Vdc/3
−Vdc/2 + V ca3 00001 U U D
−Vdc/2 + V ca2−
V ca3
00010 U D C
−Vdc/2 + V ca1−
V ca2
01100 D C U
−Vdc/2 + Vdc −
V ca1− V ca2 10100 C C U
−Vdc/6
−Vdc/2 + V ca2 00011 U D U
−Vdc/2 + V ca1−
V ca2 + V ca3
01101 D C D
−Vdc/2 + V ca1−
V ca3
01110 D U C
Vdc/2− V ca1−
V ca2 + V ca3
10101 C C D
Vdc/2−V ca1−V ca3 10110 C U C
0 −Vdc/2 + V ca1 01XXX D U U
Vdc/2− V ca1 10XXX C U U
Vdc/6
−Vdc/2 + V ca1 +
V ca3
01001 D U D
−Vdc/2 + V ca1 +
V ca2− V ca3 01010 D D C
Vdc/2−V ca1+V ca3 10001 C U D
Vdc/2− V ca1 +
V ca2− V ca3 10010 C D C
Vdc/2− V ca2 11100 U C U
Vdc/3
−V dc/2 + V ca1 +
V ca2
01011 D D U
Vdc/2−V ca1+V ca2 10011 C D U
Vdc/2−V ca2+V ca3 11101 U C D
Vdc/2− V ca3 11110 U U C
Vdc/2 Vdc/2 11XXX U U U
Note1 : ‘U’ - capacitor charge is unaffected, ‘C’ - capacitor is
charging, ‘D’- capacitor is discharging and current flow from inverter
to motor neutral ‘n’ is taken as positive.
Note2: Status of switch means status of Sa1, Sa2, Sa3, Sa4, Sa5 and
‘X’ can be either ‘0’ or ‘1’
sampling instant, the controller selects the switching state
from a look-up table based on the hysteresis outputs and
desired pole voltage [21]. The controller does not consider
the present value of capacitor voltage and phase current, and
capacitor voltages may cross the hysteresis bands for some
load conditions, resulting in higher capacitor voltage ripple.
Further, the capacitor voltage dynamics are sensitive to the
static look-up table entries.
III. PREDICTIVE CAPACITOR VOLTAGE CONTROL
In predictive control, capacitor voltages for the next sam-
pling instant are predicted using the present capacitor voltages,
phase currents and inverter switching functions. To control the
dynamics of capacitor voltage, a cost function is evaluated
using the predicted capacitor voltages for every redundant
switching state. The switching state which minimizes the cost
function is switched to generate the inverter pole voltage level.
In predictive capacitor voltage control, out of the available
switching states, the best state is used and hence capacitor
voltage ripple is lower compared to a hysteresis band based
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Fig. 2. Flowchart of predictive capacitor voltage controller.
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Fig. 3. Simulation results showing the voltage build-up of capacitors from a
relaxed state of 0V for predictive control and hysteresis band based control.
Wave forms shown are Vdc/6 capacitor voltage (V ca3), Vdc/3 capacitor
voltage (V ca2), Vdc/2 capacitor voltage (V ca1) and and cost function (ga)
for phase ‘a’ (m - MPC, h - hysteresis band based control).
control. In [6], predictive control of a four level flying ca-
pacitor inverter using space vector redundancy is presented. A
seven level hybrid inverter topology with predictive capacitor
voltage control using space vector redundancies is proposed
in [13]. A predictive current control for an asymmetric flying
capacitor inverter with flying capacitor voltage ratio control is
presented in [23].
For the cascaded inverter topology presented here, each
phase of the topology is modelled using switching functions.
The inverter pole voltage (VxO) with respect to DC bus mid
point ‘O’ for any phase is defined as,
VxO(n+ 1) = Sx1Vdc− Vdc
2
+
3∑
k=1
fxk(sw)Vcxk(n+ 1) (1)
where k = 1, 2 and 3, fx1(sw) = (Sx1 − Sx2), fx2(sw) =
(Sx3−Sx4), fx3(sw) = (Sx4−Sx5), (Sx can be ‘0’ or ‘1’)
and x = a, b, c. Vcxk(n + 1) is the kth capacitor voltage of
xth phase for the (n+1)th sampling instant.
In this paper, zero and reduced CMV operation of a seven
level inverter with SVPWM and predictive capacitor voltage
control is presented. For controlling the dynamics, capacitor
voltages needs to be predicted for every switching cycle. The
information about the pole voltage levels to be switched and
the time duration of each pole voltage levels to be applied can
be obtained from the SVPWM algorithm. Fig. 4 shows the ‘a’,
‘b’ and ‘c’ phase timing signals and the pole voltage transitions
Sample
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Fig. 5. Formation of a four level zero CMV space vector structure from a
seven level space vector structure.
over a switching cycle ‘Ts’. In general, with SVPWM, the
inverter pole voltage of xth phase remains at level ‘lx+1’ for a
duration of ‘Tx’ and at ‘lx’ for a duration of ‘Ts-Tx’. Using
capacitor voltages Vcxk(n) and phase current ix measured at
nth sampling instant along with the pole voltage level data
and timing information, the capacitor voltage for the duration
‘Tx’ can be predicted as,
Vcxk(n+ 1) = Vcxk(n) + fxk(sw)
1
C
(nTs+Tx)∫
nTs
ixdt (2)
By using the switching function fxk(sw), the capacitor
voltages Vcxk(n+1) for each redundant state can be obtained.
The predicted voltage error for kth capacitor of xth phase at
nth sampling instant can be,
4Vcxk = Vcxk(n+ 1)− Vcxkref . (3)
where V cxkref is the reference voltage of kth capacitor of
xth phase. The predictive capacitor voltage control uses a
cost function. For zero CMV and reduced CMV operation,
the cost function for each phase is evaluated separately. For
each phase, by using a separate cost function, phase capacitors
are controlled independently and ensures best switching state
is selected for each phase. With individual cost function for
each phase, the number of computation required also reduces.
The number of computation required with single cost function
will be (redundancy of ‘a’ × redundancy of ‘a’ × redundancy
of ‘c’) compared to (redundancy of ‘a’ + redundancy of ‘b’
+ redundancy of ‘c’) with individual cost function. The cost
function for xth phase is defined as,
gx =
1
2
Cxk[4Vcxk][wk][4Vcxk]T (4)
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Fig. 6. Space vector structure showing reduced CMV space vector locations and the operating region is shown in between the inscribed circles.
where [4Vcxk] = [ 4Vcx1 4Vcx2 4Vcx3] for xth phase
and [wk] =
 w1 0 00 w2 0
0 0 w3
 is a 3×3 weight matrix. The
weight factor selection for a four level flying capacitor inverter
is presented in [5]. The cost function is again defined as,
gx =
1
2
3∑
k=1
Cxkwk(4Vcxk)2 (5)
Cost function gx reaches zero when all the phase capacitors are
charged to the reference values. The condition for minimum
of the cost function is given by,
dgx
dt
=
3∑
k=1
Cxkwk4Vcxk dVcxk(n+ 1)
dt
(6)
By evaluating the cost function for each switching state, the
optimal switching state for the pole voltage level ‘lx+1’ can
be obtained and all the capacitor voltages can be predicted for
the duration ‘Tx’. Using this information, optimal switching
state for the pole voltage level ‘lx’ for the duration ‘Ts-Tx’
also can be obtained. The predictive capacitor voltage control
algorithm implementation is described in the following steps
and is shown as a flowchart in Fig. 2.
1) For nth sampling instant, using level shifted carrier
based SVPWM, get the xth phase pole voltage level and
timing information for inverter operation.
2) Predict (n+1)th instant capacitor voltage using SVPWM
data, previous capacitor voltages and load current.
3) Evaluate the cost function gx for all the possible switch-
ing states for the level data ‘lx+1’ and ‘lx’. Find the
switching state which minimizes the cost function gx
for each phase.
4) Apply the switching state for each phase and repeat the
process from step 1 for next sampling instant.
Fig. 3 shows the convergence of cost function over time,
during motor start-up with all capacitors for phase ‘a’ initially
at 0V. The voltage build-up of capacitors from a relaxed state
of 0V for predictive control and hysteresis control is also
shown in Fig. 3. It can be seen that the steady state condition
(i.e all capacitors are charged to reference) is reached faster
with predictive controller than with a hysteresis controller.
IV. SEVEN LEVEL INVERTER SPACE VECTOR STRUCTURE
AND ZERO CMV LOCATIONS
A seven level inverter has 343 (73) pole voltage combina-
tions which are mapped to 127 space vector locations in the
α− β plane. Out of these pole voltage combinations, 37 pole
voltage combinations have zero common mode voltage with
respect to motor neutral ‘n’ and DC bus midpoint ‘O’ (VnO =
(VaO + VbO + VcO)/3). Combining these zero CMV space
vector locations, a four level inverter space vector structure
rotated 300 anticlockwise is obtained as shown in the Fig. 5.
The reference vector (
−−→
Vref ) is synthesized by averaging three
adjacent vectors using (7 and 8). Analysing the zero CMV
space vector structure, maximum peak of fundamental voltage
possible is 0.499Vdc compared to 0.577Vdc with normal seven
level inverter operation (for 0.577Vdc, m = 1 and 0.499Vdc, m
= 0.86). −→
V1T1 +
−→
V2T2 +
−→
V0T0 =
−−→
VrefTs (7)
T1 + T2 + T0 = Ts (8)
V. REDUCED CMV OPERATION TO EXTEND LINEAR
MODULATION RANGE
As mentioned in the previous section, with zero CMV
operation, DC bus utilization of the inverter gets reduced.
In order to get the same torque capability for the induction
motor operated with a normal seven level inverter, the DC
link voltage needs to be increased for zero CMV operation.
Instead of this, by allowing reduced common mode switching,
DC bus utilization of inverter is improved compared to zero
CMV operation. For the seven level inverter the next CMV
near to zero is ±Vdc/18 (Fig. 6). For reduced CMV operation
presented in this paper, space vector triangles overlap in some
regions. This conflict is solved by using the following method.
To get minimum CMV switching over a fundamental cycle,
the space vector locations are grouped in a special manner
to synthesize the reference vector. Consider the 600 sector
OAB’, symmetric about the axis OE in Fig. 6. In the space
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 5
1
2
3
4
Vao
Van
VnO
ia
100
0
-100
-200
-100
0
100
10
-10
1
0
-1
200
149
150
151
99
100
101
49
50
51
148
150
152
98
100
102
48
50
52
ΔVca2
ΔVca3
ΔVca1
1
2
3
ΔVca3
ΔVca2
ΔVca1
1
2
3
0.82 0.86 0.9 0.94 0.98 0.82 0.86 0.9 0.94 0.98 0.82 0.86 0.9 0.94 0.98
(v) 0
(v)
(v)
(A)
time time time(a) (b) (c)
h
h
h
h
h
h
m
m
m m
m
m
Fig. 7. Simulation results showing, Motor Phase voltage (Van), Inverter pole voltage (VaO), Common mode voltage (VnO), Phase current (ia) and capacitor
voltage ripple (lightly shaded -1V hysteresis based control (h), dark shaded - MPC (m) for 10 Hz (m = 0.2) operation of inverter for phase ‘a’.
0
149
150
151
99
100
101
49
50
51
0.4 0.41 0.42 0.43 0.44
149
150
151
VaO
Van
VnO
ia
1
2
3
4
(V)
(V)
(V)
(A)
time time time
ΔVca1
ΔVca2
ΔVca3 ΔVca3100
0
-100
-200
-100
0
100
10
-10
1
0
-1
0.4 0.41 0.42 0.43 0.44
99
100
101
49
50
51
0.4 0.41 0.42 0.43 0.44
200
ΔVca2
ΔVca1
1
2
3
1
2
3
(a) (b) (c)
m
h
m
h
h
m
m
m
m
h
h
h
Fig. 8. Simulation results showing, Motor Phase voltage (Van), Inverter pole voltage (VaO), Common mode voltage (VnO), Phase current (ia) and capacitor
voltage ripple (lightly shaded - 1V hysteresis based control (h), dark shaded - MPC (m)) for 40 Hz (m = 0.8) operation of inverter for phase ‘a’.
Time
1
2
3
4
200
-200
0
0
150
-50
0
50
-2
0
2
0.2 0.21 0.22 0.23 0.24
1
2
3
4
Van
VaO
ia
200
-200
0
0
150
-50
0
50
-2
0
2
-150 -150
Time0.2 0.21 0.22 0.23 0.24
Van
VnO
ia
(a) (b)
VnO
(b1)0 5 10 15
20
25 30 35 40
50
100
150
200
0 5 10 15
20
25 30 35 40
50
100
150
200
Harmonic order
2 3 4
0
15
25
0
5
10
36 37
0
15
30
45
2 3 4 34 36 380
10
20
162
162
(a1)
V
aO
V
aO
VaO
Fig. 9. Simulation results showing, 1) Motor Phase voltage (Van), 2) Inverter pole voltage (VaO), 3) Common mode voltage (VnO), 4) Phase current (ia)
for a fundamental frequency of 45 Hz (m = 0.96) with reduced CMV operation and normal seven level operation of inverter.
vector structure, Region-1 is formed by the reduced CMV
space vector locations rp1, rp2, rp3 and rp4 in the sub-sector
AOE (Fig. 6(b)) and rn1, rn2, rn3 and rn4 in the sub-sector
B’OE (Fig. 6(c)). Reference vector (
−−→
Vref ) is synthesized using
nearest three vectors out of these vectors. Reference vector
in Region-2 is synthesized using zero CMV space vector
locations z1, z2, z3 and z4 (Fig. 6(d)). If the reference vector
is in Region-3a, it is synthesized using rp3, rp4 and rp5 and in
Region-3b, it can be synthesized using rn3, rn4 and rn5 (Fig.
6(e)). Same method applies for all the other 600 sectors. By
using this method, the reference vector can be synthesized with
only two CMV switching per 600 with a magnitude of Vdc/18.
Using this SVPWM technique, maximum peak fundamental
voltage possible is 0.55Vdc, which is a 10% increase over zero
CMV operation.
VI. SIMULATION AND EXPERIMENTAL AND RESULTS
The inverter topology with predictive control is simulated
in MATLAB-SIMULINK by modelling the inverter using
switching functions. Induction motor is modelled with respect
to stator axis reference frame. Various modulation techniques
for multilevel power converters are presented in [24]. For
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DCpLink
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ControlpPC
VoltagepSensors
CurrentpSensors
Fig. 10. Experimental setup showing the cascaded multilevel inverter and
control boards.
zero CMV operation (m ≤ 0.866) presented here, a level
shifted carrier based PWM algorithm [25] is used to get the
space vector locations and PWM timings. For reduced CMV
operation, PWM timings and space vector locations to be
switched are obtained using a triangle search algorithm. This
algorithm searches one by one all the triangles formed by
nearest space vector locations in a sector for positive values
of dwell times T0, T1 and T2.
The operation of inverter with predictive capacitor voltage
control is tested on a 3 phase induction motor drive with
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Fig. 11. Experimental results showing, 1) Motor Phase voltage (Van), 2) Inverter pole voltage (VaO), 3) Common mode voltage (VnO), 4) Phase current
(ia). a) 10 Hz (m = 0.2) operation of inverter with zero CMV for phase ‘a’. Time scale: 20ms/div. b) 40 Hz (m = 0.80) operation of inverter with zero CMV
for phase ‘a’. Time scale: 5ms/div. c) 45 Hz operation of inverter with reduced CMV Vdc/18 for phase ‘a’. Time scale: 5ms/div.
Fig. 12. Experimental results showing, 1) Vdc/2 capacitor voltage ripple
(∆Vca1), 2) Vdc/3 capacitor voltage ripple (∆Vca2), 3) Vdc/6 capacitor
voltage ripple (∆V ca3), 4) phase current (ia) for 10 Hz (m = 0.20) operation
at no load. Time scale: 20ms/div.
Fig. 13. Experimental results showing, 1) Vdc/2 capacitor voltage ripple
(∆V ca1), 2) Vdc/3 capacitor voltage ripple (∆V ca2), 3) Vdc/6 capacitor
voltage ripple (∆V ca3), 4) Phase current (ia) for 40 Hz (m = 0.80) operation
at no load. Time scale: 5ms/div.
open loop V/f control scheme. Synchronous PWM technique
is used for testing the inverter topology. Number of samples
per sector is taken as 12 for fundamental frequency ranging
from 15 Hz to 25 Hz, 9 for 25 Hz to 37.5 Hz, and 6 for
37.5 Hz to 45 Hz. For fundamental frequency below 15 Hz
inverter is operated with a constant switching frequency of 900
Hz. Simulation results under various operating conditions are
presented. Fig. 7(a) and Fig. 8(a) shows the zero CMV steady
state operation of inverter for fundamental frequencies 10 Hz
and 40 Hz. Fig. 7(b), Fig. 7(c), Fig. 8(b) and Fig. 8(c) shows
the performance of predictive capacitor voltage controller over
a hysteresis band based capacitor voltage controller in terms
of voltage ripple during no load and full load for fundamental
frequencies 10 Hz and 40 Hz with same SVPWM technique.
Fig. 14. Experimental results showing, 1) Inverter pole voltage (VaO) , 2)
INV-1 pole voltage (VA′O , (Fig. 1)), 3) INV-2 pole voltage (VaA′ ), 4) Phase
current (ia) for 40 Hz (m = 0.80) operation of inverter with zero CMV for
phase ‘a’. Time scale: 5ms/div.
Fig. 15. Experimental results of sudden acceleration of motor from 15 Hz to
40 Hz in 1s. Waveforms shown are 1) motor phase voltage (Van), 2) Vdc/3
capacitor voltage (V ca2), 3)Vdc/6 capacitor voltage (V ca3) and 4) Phase
current (ia). Time scale: 0.5 s/div.
It can be seen that predictive controller gives better capacitor
voltage control over hysteresis band based controller. Fig. 9(a)
shows the reduced CMV steady state operation of inverter for a
fundamental frequency of 45 Hz. Normal seven level inverter
operation at 45 Hz is presented in Fig. 9(b) for comparing
the CMV switching with the new SVPWM technique. Fig.
9(a1) and Fig. 9(b1) shows the frequency spectrum of inverter
pole voltage VaO for reduced CMV operation and normal
seven level inverter operation. A 3 phase, 400V, 3.7kW, 50
Hz, 4 pole induction motor drive with open loop V/f control
scheme is implemented in hardware for testing the proposed
topology. TMS320F28335 DSP is used as the main controller
and Xilinx SPARTAN-3 XC3S200 FPGA as the PWM signal
generator with a dead time of 2.5 µs. The experimental set-
up is shown in Fig. 10. The non-idealities present in the
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Fig. 16. Experimental results showing charging of capacitor voltages to the
reference voltage from a relaxed state when inverter is switched on. Wave
forms shown are 1) Vdc/2 capacitor voltage (V ca1) , 2) Vdc/3 capacitor
voltage (V ca2) v, 3) Vdc/6 Capacitor voltage (V ca3), 4) Phase current (ia)
for phase ‘a’. Time scale: 1s/div.
Fig. 17. Experimental results showing the ability of capacitor voltage
controllers to bring back all the capacitors to the reference voltage. Wave
forms shown are 1) Vdc/2 capacitor voltage (V ca1), 2) Vdc/3 capacitor
voltage (V ca2), 3) Vdc/6 capacitor voltage (V ca3), 4) Phase current(ia) for
phase ‘a’. Time scale: 0.5s/div.
experiment which are not considered during simulation are, on
state voltage drop of switches, voltage drop due to capacitor
ESR and dead time effects. The effect of these non-idealities
in the inverter operation can be neglected with sufficiently
high DC bus voltage with higher modulation indices. These
non-idealities will be critical for operating frequency below 5
Hz, because the fundamental voltage will be comparable to
the switch voltage drop. Because of this reason, the motor
phase current gets distorted and need switch voltage drop
compensation in the modulating signal. Experimental results
showing the steady state operation of inverter with predictive
control for fundamental frequencies 10 Hz and 40 Hz are
presented in Fig. 11(a) and Fig. 11(b). Fig. 14 shows the pole
voltages of INV-1 and INV-2 (Fig. 1) for 40Hz operation. We
can see that INV-1 switches at a lower frequency compared
to INV-2. Experimental results showing the capacitor voltage
ripple with predictive control for 10 Hz and 40 Hz operation
is shown in Fig. 12 and Fig. 13. From the results it can be
seen that capacitor voltage ripple is very less (∆V <0.5 V).
Experimental results for reduced CMV operation of inverter
is shown in Fig. 11(c) for a fundamental frequency of 45 Hz.
Fig. 15 shows motor phase voltage (Van), Vdc/3 capacitor
voltage (V ca2), Vdc/6 capacitor voltage (V ca2) along with
machine current (ia) for an acceleration of motor from 15 Hz
to 40 Hz in 1s. It can be seen that all the capacitor voltages
are tightly controlled during this transient operation. Fig. 16
shows the capacitor voltage build-up when inverter is turned
on with all capacitors in discharged condition. The ability of
capacitor voltage controller to restore the capacitor voltage
back to reference voltage is tested by disabling the controller
at time Td and enabling at Te. Fig. 17 shows that the capacitor
voltages deviates from reference voltages at Td and quickly
come back to the reference voltages when balancing algorithm
is enabled at Te.
VII. CONCLUSION
In this paper, a cascaded multilevel inverter topology with
predictive capacitor voltage control is presented for SVPWM
based zero and reduced CMV operation. Capacitor voltage
control is based on minimizing the selected cost function
for various redundant switching states. For every sampling
instant, the capacitor voltages are predicted using previous
capacitor voltages, load current and inverter switching func-
tion. Switching state which gives minimum value for the
cost function is selected. This method helps in reducing the
capacitor voltage ripple. For the cascaded inverter topology
presented, cost function for each phases are evaluated sep-
arately to independently control capacitors of each phase.
This approach reduces the number of computations required
for MPC. Detailed simulation and experimental results are
presented in this paper for various operating conditions with
predictive capacitor voltage control. To extend the range of
linear modulation and to improve the DC bus utilization of the
inverter, a new SVPWM method with reduced CMV switching
(CMV magnitude of Vdc/18 and CMV frequency of three
times fundamental) is also proposed in this paper. Using this
new technique 10% increase in linear modulation range is
possible compared to zero CMV operation. The reduced CMV
algorithm presented in this paper can be applied to any n-level
(n is odd and n 6= 3) inverter topology. The inverter topology
and capacitor balancing is tested for zero CMV operation
and reduced CMV operation and steady state and transient
operation results are presented.
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